module top_module( 
    input a, b, sel,
    output out ); 

    assign out = sel ? b : a;

    //assign out = (sel & b) | (~sel & a);	// Mux expressed as AND and OR
	
	// Ternary operator is easier to read, especially if vectors are used:
	// assign out = sel ? b : a;

endmodule
